

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**In re U.S. Patent Application**

**SASAKI et al.**

**Application Number: To be assigned**

**Filed: Concurrently herewith**

**For: SEMICONDUCTOR INTEGRATED CIRCUIT  
AND METHOD OF MANUFACTURING OF  
SEMICONDUCTOR INTEGRATED CIRCUIT**

**Attorney Docket No. HITA.0520**

**Art Unit: 2818**

**Honorable Assistant Commissioner  
for Patents  
Washington, D.C. 20231**

**INFORMATION DISCLOSURE STATEMENT**

The above-referenced application is a Divisional of U.S. Serial No. 10/346,097 filed January 17, 2003. It includes the same disclosure as U.S. patent application Serial No. 10/346,097.

It is understood that the listed references will be considered in the examination of the application and that no separate copies of the same prior art are required to be provided since they were previously cited or transmitted in the foregoing prior application, pursuant to 37 CFR § 1.98(d). Form(s) PTO 1449 is enclosed listing references cited by the Examining Attorney and submitted by applicant in the prior applications.


This Information Disclosure Statement is submitted with the above-captioned U.S. Divisional application. Accordingly, no fee is due or payable at this time.

The Examiner is requested to acknowledge consideration of the information provided in this paper in accordance with prescribed procedures.

Please charge any additional fees or credit any overpayments in connection with this paper to Deposit Account No. 08-1480.

Respectfully submitted,

\_\_\_\_\_  
Stanley P. Fisher  
Registration Number 24,344

  
Juan Carlos A. Marquez  
Registration Number 34,072

**REED SMITH LLP**  
3110 Fairview Park Drive  
Suite 1400  
Falls Church, Virginia 22042  
(703) 641-4200  
**February 25, 2004**

Form PTO 1449  U.S. Department of commerce Patent and Trademark Office  Information Disclosure Statement by Applicant	ATTY. DOCKET NUMBER	SERIAL NUMBER
	HITA.0520	To be assigned
	APPLICANT	
	SASAKI et al.	
	FILING DATE	GROUP
	Concurrently herewith	

**U.S. Patent Documents**

Examiner Initial		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	*	6,064,606	05/16/2000	Kuroda et al.			12/31/1997
	*	5,768,290	06/16/1998	Akamatsu			04/01/1997
	*	2002/0163840	11/07/2002	Hiraki et al.			06/25/2002
	**	6,462,995B2	10/08/2002	Urakawa			10/12/2001
	**	5,801,986	09/01/1998	Matsumoto et al.			07/12/1996
	**	5,313,424	05/17/1994	Adams et al.			03/17/1992
	**	2002/0048191A1	04/25/2002	Ikehashi et al.			10/02/2001
	**	2002/0015341A1	02/07/2002	Urakawa			10/12/2001
	**	6,246,617B1	06/12/2001	Urakawa			03/10/2000

**Foreign Patent Documents**

Examiner Initial		DOCUMENT NUMBER	FILING DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
							YES	No
	*	7-12903	06/21/1993	Japan			Abstract	X
	*	4-132243	09/21/1990	Japan			Abstract	X
	*	8-23016	07/07/1994	Japan			Abstract	X
	*	8-208567	10/26/1995	Japan			Abstract	X
	*	7-211868	01/26/1994	Japan			Abstract	X
	*	2000-76871	09/02/1998	Japan			Abstract	X
	*	2000-149588	11/11/1998	Japan			Abstract	X
	*	10-125742	10/22/1996	Japan			Abstract	X
	*	2000-315774	11/08/1990	Japan			Abstract	X
	**	2002157894A	11/21/2000	Japan			Abstract	X
	**	6-84393	01/04/1993	Japan			Abstract	X

**Other Documents (Including Author, Title, Date Pertinent Pages, Etc.)**

EXAMINER	DATE CONSIDERED
<i>Examiner: Initial if citation is considered, whether or not citation is in conformance with MPEP 609; draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant</i>	

PTO 1449

\* Filed by Applicant in Parent

\*\* Cited by Examiner in Parent